

## UTILITY PATENT

## APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

001533

Total Pages

First Named Inventor or Application Identifier

Akitaka NAKAYAMA, Akio IKEDA, Kiyoshi HYODO and  
Kazuo UCHIDA

Check Box, if applicable [ ] Duplicate

Express Mail Label No.

## APPLICATION ELEMENTS FOR:

METHOD OF MANUFACTURING MULTI-LAYER  
PRINTED WIRING BOARDADDRESS TO: Director of Patents and Trademarks  
BOX PATENT APPLICATIONS  
Washington, D.C. 20231

1. ☒ Fee Transmittal Form (Incorporated within this form)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification Total Pages [35]
3. ☒ Drawing(s) (35 USC 113) Total Sheets [7]
4. ☒ Oath or Declaration Total Pages [5]
  - a. ☒ Newly executed (original)
  - b. ☐ Copy from prior application (37 CFR 1.63(d)  
(for continuation/divisional with Box 17 completed).
    - i. ☐ Deletion of Inventor(s)  
Signed statement attached deleting inventor(s) named in prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by reference (useable if box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under  
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement Verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

8. ☒ Assignment Papers (cover sheet and document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☒ Power of Attorney

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No. **001533**

First Named Inventor or Application Identifier

**Akitaka NAKAYAMA, Akio IKEDA, Kiyoshi HYODO and  
Kazuo UCHIDA**

**PAGE 2 OF 3**

10. ☐ English translation Document (if applicable)

11. ☐ Information Disclosure Statement ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)

14. ☐ Small Entity Status is claimed.

15. ☒ Claim for Convention Priority ☒ Certified copy of Priority Document

a. Priority of \_\_\_\_\_ application no. \_\_\_\_\_ filed on \_\_\_\_\_ is claimed under 35 USC 119.

The certified copies/copy have/has been filed in prior application Serial No. \_\_\_\_\_.

(For Continuing Applications, if applicable).

16. ☐ Other \_\_\_\_\_

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Division ☐ Continuation-in-part (CIP) of prior application no. \_\_\_\_/\_\_\_\_

FEE TRANSMITTAL	Number Filed	Number Extra	Rate	Basic . . Fee
The filing fee is calculated below				\$710.00
Total Claims	19 - 20		x \$18.00	
Independent Claims	1 - 3		x \$80.00	
Multiple Dependent Claims			\$270.00	
Basic Filing Fee				\$ 710.00
Reduction by 1/2 for small entity				
Fee for recording enclosed Assignment			\$40.00	\$ 40.00
TOTAL				\$750.00

UTILITY PATENT  
APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

001533

First Named Inventor or Application Identifier

Akitaka NAKAYAMA, Akio IKEDA, Kiyoshi HYODO and  
Kazuo UCHIDA

PAGE 3 OF 3

☒ [XX] A check in the amount of \$ 750.00 is enclosed to cover the filing fee of \$ 710.00 and the assignment recordation fee of \$ 40.00.

☐ [ ] Please charge our Deposit Account No. **01-2340** in the total amount of \_\_\_\_\_ to cover the filing fee and the \_\_\_\_\_ assignment recordation fee. A duplicate of this sheet is attached.

☒ [XX] The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 or credit any overpayment to Deposit Account No. **01-2340**. A duplicate of this sheet is attached.


18. CORRESPONDENCE ADDRESS

SUBMITTED BY

Typed or Printed Name Donald W. Hanson

Reg. No. 27,133

Signature



Date: November 16, 2000

DWH/II

# METHOD OF MANUFACTURING MULTI-LAYER PRINTED WIRING BOARD

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to a method of manufacturing a multi-layer printed wiring board.

### 2. Description of the related art

In recent years, with diversification of users, the types of the printed wiring boards increase, and the life cycles of the printed wiring boards are shortened. For this reason, the manufacturing mode of the printed wiring boards shifts from a conventional inflexible mass production mode to a flexible manufacturing mode.

The printed wiring boards manufactured by a flexible manufacturing system, for example, are used as circuit boards on which circuits for computers (e.g., host computers, computers controlling a security system for dams or buildings), electronic switching systems (digital switching systems: e.g., switching system used in a direct center (DC) or a regional center (RC)), a wireless device (e.g., compact portable telephone), an optical transmission device (e.g., optical submarine cable repeater), PCM transmission system or the like, are mounted. Generally, one to five piece of printed wiring boards of one type, or, at most, ten piece of printed wiring boards of one type are manufactured in once-manufacturing.

The processes in manufacturing a multi-layer printed wiring board comprise an internal layer circuit forming process,

an outer layer circuit forming process, a solder resist (also called a "permanent resist") forming process, and a marking (character printing) process.

Conventionally, the internal layer circuit forming process and the outer layer circuit forming process, for example, an art work film which is formed to remain a conductive pattern as a positive pattern is prepared in advance. Thereafter, the art work film is placed on the surface of a board (substrate) in which a patterning material is covered with a photosensitive film which is photo-hardened, and is irradiated with ultraviolet rays. Thereafter, the art work film is removed, the photosensitive film of a negative pattern portion (portion which is not irradiated with ultraviolet rays) is removed to form an etching resist is formed on the board. Thereafter, the patterning material of the negative pattern portion is etched according to the etching resist, and the photosensitive film of a positive pattern portion (portion which is hardened with ultraviolet-rays-irradiation) is removed. In this manner, an internal layer circuit and an outer layer circuit are formed.

In the solder resist forming process, for example, an art work film formed to remain a positive pattern according to a solder resist pattern is prepared in advance. Thereafter, a solder resist material is coated on the surface of a board on which an outer layer circuit is formed, and the art work film is placed on the solder resist material and irradiated with ultraviolet rays. Thereafter, the art work film is removed, and the solder resist material of the negative pattern portion

is removed. In this manner, a solder resist is formed.

In the marking process, a screen plate for a predetermined mark is prepared in advance. By the screen printing using the screen plate, the predetermined mark is printed on a board.

In the method of forming an etching resist (photoresist) or a solder resist by using the art work film (and screen plate), the art work films corresponding to the respective processes must be prepared depending on circuit patterns to be formed.

For this reason, in a state of a flexible manufacturing system, the manufacturing cost of the art work film disadvantageously increases.

In addition, the art work film is reserved to be used again.

However, when the art work film is distorted or expands and contracts, the art work film cannot be used. For this reason, the keeping is cumbersome and requires a great cost. In particular, in the state of a flexible manufacturing system, an art work film which is rarely used may be keep, and the cost required for keeping may be posed as a problem.

Therefore, a method of forming an etching resist or a solder resist by excluding use of an art work film is desired.

Conventionally, the arts in which use of art work films are excluded are as follows:

(1) a method of irradiating ultraviolet rays on a solder resist coated on a substrate in the solder resist forming step (see Japanese Patent Application Laid-Open Publication No. 6-97635);

(2) a method of irradiating a laser beam on a solder resist

coated on a substrate in the solder resist forming step (see Japanese Patent Application Laid-Open Publication No. 6-97635);

(3) a method of injecting and coating a solder resist ink on a substrate by an inkjet printer in the solder resist forming step (see Japanese Patent Application Laid-Open Publication No. 6-97635 and 7-263845);

(4) a method of irradiating ultraviolet rays or a laser beam on a marking ink coated on a substrate in the marking step (see Japanese Patent Application Laid-Open Publication No. 6-97635);

(5) a method of injecting and coating a marking ink on a substrate by an inkjet printer in the marking step (see Japanese Patent Application Laid-Open Publication No. 6-97635);

(6) a method of forming a via hole by exposing a photosensitive resin on a substrate by using an exposure laser in the circuit forming step (see Japanese Patent Application Laid-Open Publication No. 10-48835);

(7) a method of forming an etching resist by the step in which patterning exposure is directly performed by a vector scheme using an electronic beam in the circuit forming step (see Japanese Patent Application Laid-Open Publication No. 62-198190); and

(8) a method of forming a plating resist by the step in which patterning exposure is directly performed by a vector scheme using an electronic beam in the circuit forming step (see Japanese Patent Application Laid-Open Publication No. 63-190).

However, the above prior arts have the following problems.

As the first problem, the art (2) described above is a technique in which a spot laser is directly irradiated on a solder resist material to expose the solder resist material.

At present, as the solder resist material, an epoxy resin is mainly used. Ultraviolet rays are used in an exposure process for the epoxy resin. For this reason, an ultraviolet laser is used as the spot laser. However, at present, an output of the ultraviolet laser is not sufficient to directly irradiate the ultraviolet laser beam on the solder resist material to expose the solder resist material.

For this reason, time required to directly expose a solder resist material by using an ultraviolet laser is too long. In the art (2), a laser output is increased by focusing a laser beam. However, the laser output of a laser irradiation device itself does not increase, and an area in which the exposure process can be performed decreases per unit time because an irradiation area of the laser beam is decreased by focusing the laser beam. For this reason, time required for the exposure process does not change regardless of the focus of the laser beam.

In this manner, at present, the exposure process for the solder resist material by direct irradiation of a laser beam can be technically realized. However, the exposure process requires time which is considerably longer than that required when an exposure process is performed by using an art work film.

For this reason, the exposure process using direct irradiation



of a laser beam is not preferable in manufacturing efficiency.

As the second problem, each of the arts (1) to (8) is made to use an art work film for a certain step, and has no point of view for forming an etching resist or a solder resist (sharing a resist forming method) by using the same device and the same material in the internal layer circuit forming process, the outer layer circuit forming process, and the solder resist forming process. For this reason, the number of devices and the number of materials related to the processes in manufacturing a multi-layer printed wiring board increase.

#### SUMMARY OF THE INVENTION

It is the first object of the present invention to provide a method of manufacturing a multi-layer printed wiring board which excludes use of an art work film to be reserved and which does not decrease the manufacturing efficiency of the multi-layer printed wiring board.

It is the second object of the present invention to provide a method of manufacturing a multi-layer printed wiring board which excludes use of an art work film and which shares a device used in an internal layer circuit forming process, an outer layer circuit forming process, and a solder resist forming process.

The present invention is made to achieve the first object described above. More specifically, the first invention of the present invention is a method of manufacturing a multi-layer printed wiring board comprising an internal layer circuit

forming step, a outer layer circuit forming step and a solder resist forming step. The internal layer circuit forming step and the outer layer circuit forming step comprise steps of: the step of coating the surface of a substrate coated with a patterning material with a photosensitive film; the step of exposing the photosensitive film according to a predetermined conductive pattern; the step of forming an etching resist by removing a portion of the photosensitive film which is not exposed from the board; the step of removing the patterning material from the board according to the etching resist; and the step of removing the etching resist from the board. The solder resist forming step includes: the step of coating the surface of the board subjected to the outer layer circuit forming step with a photosensitive solder resist material; the step of coating the solder resist material with a photosensitive film; the step of forming a light shielding mask by irradiating a laser beam on the photosensitive film according to a formed pattern of the solder resist; the step of exposing the solder resist material by using the light shielding mask; the step of removing the light shielding mask; and the step of removing the solder resist material which is not exposed due to the light shielding mask.

According to the present invention, a laser beam is irradiated on a photosensitive film to form a light shielding mask for an exposure process, and an exposure process for a solder resist material is performed by using the light shielding mask. The manufacturing cost of the light shielding mask is

lower than the manufacturing cost and the reserving cost of a conventional art work film. For this reason, even though the light shielding mask is wasted (disposable) after the light shielding mask is used once, it is sufficiently payable that the multi-layer printed wiring board is manufactured.

By using the light shielding mask, the same exposure process as that performed when a conventional art work film is used can be performed. For this reason, as in the art (2) described in the background of the invention, a drawback that an exposure process requires very long time can be solved. More specifically, the manufacturing efficiency of the multi-layer printed wiring board does not have to be reduced.

The present invention can also be applied to a multi-layer printed wiring board which is manufactured by an inflexible mass-production method. However, the present invention is preferably applied to a multi-layer printed wiring board which is manufactured by a flexible manufacturing system. In this manner, a problem related to the manufacturing cost and the reserving cost of an art work film which are considerable especially in the state of a flexible manufacturing system can be solved.

The present invention has the following configuration to achieve the second object. More specifically, the second invention of the present invention is a method of manufacturing a multi-layer printed wiring board in which, in the first invention, in the internal layer circuit forming step and the outer layer circuit forming step, an etching resist is formed

by using the same laser irradiation device as the laser irradiation device used to form a light shielding mask in a solder resist forming step.

According to the second invention, a device used in the steps in manufacturing a multi-layer printed wiring board can be shared. In this case, one laser irradiation device may be used in the internal layer circuit forming step, the outer layer circuit forming step, and the solder resist forming step, and the same laser irradiation device is arranged for the internal layer circuit forming step, the outer layer circuit forming step, and the solder resist forming step to perform the respective steps.

According to the present invention, there can be provided a method of manufacturing a multi-layer printed wiring board which excludes use of an art work film to be reserved and which does not decrease the manufacturing efficiency of the multi-layer printed wiring board.

According to the present invention, there can be provided a method of manufacturing a multi-layer printed wiring board which excludes use of an art work film and which shares a device used in an internal layer circuit forming step, a outer layer circuit forming step, and a solder resist forming step.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flow chart for explaining the processes in manufacturing a multi-layer printed wiring board.

FIG. 2 is a block diagram showing a laser irradiation

system.

FIG. 3 is a perspective view for explaining an internal layer circuit forming process.

FIG. 4 is a perspective view for explaining an internal layer circuit forming process.

FIG. 5 is a perspective view for explaining a lamination process.

FIG. 6 is a perspective view for explaining a lamination process.

FIG. 7 is a perspective view for explaining a drilling process.

FIG. 8 is a perspective view for explaining a chemical copper plating process.

FIG. 9 is a perspective view for explaining an electric copper plating process.

FIG. 10 is a perspective view for explaining an outer layer circuit forming process.

FIG. 11 is a perspective view for explaining an outer layer circuit forming process.

FIGS. 12A to 12F are sectional views for explaining a solder resist forming process.

FIG. 13 is a perspective view for explaining a solder resist forming process.

FIG. 14 is a perspective view for explaining a marking process.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

AN EMBODIMENT OF THE PRESENT INVENTION WILL BE DESCRIBED below with reference to the drawings. FIG. 1 is a flow chart for explaining the steps in manufacturing a multi-layer printed wiring board according to the embodiment, and FIG. 2 is a block diagram showing a laser irradiation system used in the manufacturing processes shown in FIG. 1. Each FIG. 3 to 14 is perspective views for explaining the respective processes shown in FIG. 1. The processes shown in FIG. 1 will be described below.

The manufacturing processes are mainly applied to manufacture a multi-layer printed wiring board which is manufactured by a flexible manufacturing system.

#### [Internal Layer Circuit Formation]

In an internal layer circuit forming process (step S1), first, copper plated laminate boards for an internal layer circuit (girt laminate for internal layer circuits: to be referred to a "board" or "substrate" hereinafter) are prepared.

The board is constituted by an insulating plate and a copper film serving as a patterning material plated on both the surfaces of the insulating plate.

Photosensitive films (dry films) are laminated on both the surfaces of the board by a known method. In this example, as the material of the photosensitive film, a material which is hardened by visible light of 5 millijoule may be used. Here, for example, "Riston FMA series" available from Mitsubishi-Dupont corporation is used.

The board is arranged at an appropriate position, and photoresists (etching resists for etching copper films) for

forming a conductive pattern of an internal layer circuit by using the laser irradiation system shown in FIG. 2 are formed on both the surfaces of the board.

In FIG. 2, the laser irradiation system comprises a manufacture control device 11 for a multi-layer printed wiring board, a large-capacity storage device 12, and a laser irradiation device 13 (corresponding to a forming device according to the present invention).

The manufacture control device 11 is a computer such as a work station for managing and controlling the processes in manufacturing a multi-layer printed wiring board. The manufacture control device 11 receives computer aided design (CAD) data, computer aided manufacturing (CAM) data, and computer aided testing (CAT) data related to a multi-layer printed wiring board designed by a CAD system 14 and stores these data in the large-capacity storage device 12. Thereafter, the manufacture control device 11 gives appropriate data stored in the large-capacity storage device 12 to the devices related to the steps in manufacturing the multi-layer printed wiring board depending on the manufacturing statuses of the multi-layer printed wiring board.

The laser irradiation device 13 irradiates a visible laser beam on an appropriate position according to the CAM data given from the manufacture control device 11. In this example, an argon laser beam of a wavelength of 488 nm and an output of 5 millijoule is irradiated.

When the board is arranged at a predetermined position the

laser irradiation device 13 irradiate a laser beam L (see FIG. 3) on a portion where a photosensitive film must be left by raster scanning according to the CAM data related to the conductive pattern of the internal layer circuit. More specifically, a positive pattern is drawn according to the conductive pattern of the internal layer circuit is drawn on the surface of the board. In this manner, the portion, on which the laser beam is irradiated, of the photosensitive film is hardened. As the scanning method of the laser beam, a vector scanning method may be used.

Upon completion of the drawing of the positive patterns on both the surfaces of the board, a developing process is performed by a known method. In this manner, only the exposed portion (positive pattern portion), on which the laser beam is irradiated, of the photosensitive film is left, and the unexposed portion (negative pattern portion), on which the laser beam is not irradiated, is removed. In this manner, an etching resist according to the conductive pattern of the internal circuit is formed.

Thereafter, a copper film is etched according to the etching resist, and the copper film on the negative pattern portion is removed. As the etching method, a known etching method can be used, and either of a wet etching method and a dry etching method may be used.

Upon completion of the etching, the etching resist is removed. As described above, the conductive pattern of the internal layer circuit is formed (see FIG. 4). Note that the



board subjected to the internal layer circuit forming step is called an "internal layer board".

[AOI and internal layer inspection]

Upon completion of the internal layer circuit forming process (step S1), the auto optical inspection (AOI) is performed (step S2). The CAT data related to the AOI is given from the manufacture control device 11 to an automatic profile inspection device (not shown). The automatic profile inspection device inspects the presence/absence of a short circuit or a disconnection of the internal layer circuit formed on the internal layer board.

Thereafter, when "normal" is determined by the AOI (A2), an internal layer inspection of the board is performed (S3).

As described above, a plurality of internal layer boards constituting a multi-layer printed wiring board are formed.

[Laminating]

When all the internal layer boards constituting the multi-layer printed wiring board passing the internal layer inspection (step S3), the laminating process (step S4) is performed. More specifically, the plurality of internal layer boards are combined to each other in an appropriate order (see FIG. 5), and are laminated by a laminating device (not shown) (see FIG. 6).

[NC drill (drilling)]

Upon completion of the laminating process (step S4), a drilling process (S5) is performed. More specifically, the boards which are laminated (to be referred to a "laminated

board") are arranged at a predetermined position, and a hole is formed at an appropriate position to form a through hole.

More specifically, the CAM data related to the drilling position is given from the manufacture control device 11 to an NC drilling device (not shown), and the NC drilling device drills the laminated board according to the CAM data (see FIG. 7).

#### [Copper plating]

Upon completion of the drilling process (step S5), a copper plating step (step S6) is performed to the laminated board.

More specifically, first, chemical copper plating is performed to the laminated board (see FIG. 8). Thereafter, electric copper plating is performed (see FIG. 9). In this manner, the laminated internal layer circuits are connected to each other by a conductor through the through holes.

#### [Outer layer circuit forming]

Upon completion of the copper plating process (step S6), an outer layer circuit forming process (step S7) is performed to one surface or both the surfaces (outer layers) of the laminated board. The outer layer circuit forming process for the respective surfaces is the same as the internal layer circuit forming process described above.

More specifically, a photosensitive film of the same type as that of the photosensitive film used in the internal layer circuit forming process (step S1) are laminated on the respective surfaces of the laminated board, and the laminated boards are arranged at a predetermined position. Thereafter,

as shown in FIG. 10, the laser irradiation device 13 irradiates a laser beam L having an output of 5 millijoule to draw a positive pattern corresponding to the conductive pattern of the outer layer circuit on the respective surfaces of the laminated board according to CAM data related to the conductive pattern of the outer layer circuit.

Thereafter, an etching resist of the outer layer circuit is formed such that the photosensitive film of the negative pattern portion is removed by a developing process, and etching is performed according to the etching resist. Thereafter, when the etching resist is removed, conductive patterns of outer layer circuits are formed on both the surfaces of the laminated board (see FIG. 11).

[AOI and intermediate inspection]

Upon completion of the outer layer circuit forming process (step S7), the AOI for the laminated board is performed according to the CAT data given from the manufacture control device 11 (step S8). When the laminated board passes the AOI, an intermediate inspection is performed (step S9).

[Solder resist forming]

When the laminated board passes the intermediate inspection (step S9), a solder resist forming process for the laminated board is executed (step S10). At present, the solder resist material has the following circumstances.

A solder resist (permanent resist) requires heat resistance (which can withstand the temperature in board laminating or the temperature of soldering) and resistance to

moisture (for securing insulating properties) for a long period of time. As a material which satisfies the condition, an epoxy resin is known.

However, the epoxy resin has no photosensitivity or rarely has photosensitivity. For this reason, the solder resist material having photosensitivity is manufactured by adding a small amount of acrylic resin which have poor heat resistance but high photosensitivity in comparison with the epoxy resin.

Therefore, when the amount of acrylic resin is increased with respect to the amount of epoxy resin, the photosensitivity of the solder resist material can be increased. However, in inverse proportion to this, the heat resistance and the resistance to moisture (to be referred to as "heat resistance or the like") of the solder resist material are deteriorated (because the amount of epoxy resin decreases).

Therefore, the heat resistance or the like is superior to the photosensitivity in a recent solder resist material. In this circumstance, a small amount of acrylic resin is added to the epoxy resin, so that the solder resist material has the heat resistance or the like and the photosensitivity which are opposite to each other. Since the amount of acrylic resin is small, the photosensitivity of the solder resist material becomes poor.

This is because an ultraviolet laser having a low output cannot appropriately expose the solder resist material (very long time is required to expose the solder resist material by direct irradiation of the recent ultraviolet laser).

In consideration of the circumstances, in this embodiment, the solder resist forming process is performed by the following manner. More specifically, as shown in FIG. 12A, the surface on which the outer layer circuits (conductors 21 in FIG. 12) of the laminated board is coated with an ultraviolet hardening solder resist material 22. In this example, as the solder resist material, PSR-4000 available from Taiyo Ink corporation is used. As the coating consisting of the solder resist material, a liquid solder resist material may be coated, or a sheet-like solder resist material is placed.

As shown in FIG. 12B, the solder resist material 22 is coated with a photosensitive film 23 which is exposed by a laser beam from the laser irradiation device 13 and transformed to have such a nature that ultraviolet rays are absorbed and shield, and then arranged at a predetermined position.

At this time, as shown in FIG. 12C, the laser irradiation device 13 irradiates a laser beam (5 millijoule) by raster scanning according to the CAM data related to the pattern of the solder resist given by the manufacture control device 11.

In this case, the photosensitive film 23 is separated into a portion (exposed portion 23a) which is exposed by the laser beam and a portion (unexposed portion 23a) which is not exposed, and the exposed portion 23a has such a nature that the exposed portion 23a is hardened and absorbs ultraviolet rays. In this manner, a light shielding mask for forming a solder resist is formed.

As shown in FIG. 12D, ultraviolet rays (about 500

millijoule) is irradiated on the photosensitive film by an ultraviolet source (not shown). At this time, the exposed portion 23a (light shielding mask) of the photosensitive film 23 absorbs ultraviolet rays and shields the ultraviolet rays.

For this reason, the ultraviolet rays are irradiated on a portion (non-shielded portion 22a) which is not shielded by the exposed portion 23a of the solder resist material 22, and are not irradiated on the portion (shielded portion 22b) which is shielded. In this manner, of the solder resist material 22, only the non-shielded portion 22a is hardened.

Thereafter, as shown in FIG. 12E, after the photosensitive film 23 is removed, the solder resist on a portion on which the laser beam is not irradiated is removed by a known developing process (see FIG. 12F). In this manner, a solder resist is formed. The conductors 21 constituting the outer layer circuits are exposed. More specifically, the laminated board is set in a state shown in FIG. 13.

As described above, in the solder resist forming process (step S10), a disposable light shielding mask is formed by drawing a solder resist pattern on the photosensitive film by a laser beam, and an exposure process is performed by using the light shielding mask. The present inventor calls this method an "indirect laser exposure method", an "indirect drawing method", or an "indirect method".

The formed light shielding mask is wasted after the light shielding mask is used once. More specifically, according to the present invention, a disposable art work film is formed in

the solder resist forming process.

In the solder resist forming process, a photo-softening solder resist material may be used, and the light shielding mask may be formed such that the laser irradiation device 13 irradiates the ultraviolet rays on a portion from which the solder resist material must be removed.

[Marking]

Upon completion of the solder resist forming process (step S10), the marking step (step S11) is performed to the laminated board. More specifically, a photo-hardening marking ink (e.g., white ink) is coated and dried at predetermined positions of both the surfaces of the laminated board.

The marking ink is coated with the photosensitive film 23 which is exposed by the laser beam from the laser irradiation device 13 and transformed to have such a nature that the ultraviolet rays are absorbed and shielded, and the laminated board is arranged at a predetermined position.

At this time, the laser irradiation device 13 irradiates a laser beam by raster scanning according to the CAM data related to the pattern of marking information (character or symbol) given by the manufacture control device 11.

In this case, the photosensitive film is separated into a portion (exposed portion) which is exposed by the laser beam and a portion (unexposed portion) which is not exposed, and the exposed portion has such a nature that the exposed portion is hardened and absorbs ultraviolet rays. In this manner, a light shielding mask for the marking step is formed.

By an ultraviolet source (not shown), ultraviolet rays are irradiated toward the photosensitive film. At this time, the exposed portion of the photosensitive film (a light shielding mask) absorbs the ultraviolet rays and shield the rays. Therefore, the ultraviolet rays are irradiated on a portion (non-shielded portion) which is not shielded by the exposed portion of the marking ink, and are not irradiated on a portion (shielded portion) which is shielded. In this manner, only the marking ink on the non-shielded portion is hardened.

Thereafter, after the photosensitive film is removed, the marking ink on the portion on which the laser beam is not irradiated is removed by a known development process (see FIG. 12F). In this manner, marking is performed to the laminated board. More specifically, the laminated boards are set in the state shown in FIG. 14.

As described above, according to this embodiment, a light shielding mask for the marking process is formed by the same method ("indirect laser exposure method") as that of the solder resist forming process, and an exposure process for the marking ink is performed by using the light shielding mask. Therefore, even in the marking process, use of an art work film which must be reserved can be excluded.

Time required for the marking process according to this embodiment does not considerably deteriorate the manufacturing efficiency of a multi-layer printed wiring board in comparison with time required for the marking process using an art work film.



[NC V cut and NC router]

Upon completion of the marking process (step S11), at least one of cut lines for dividing a printed wiring board into a plurality of pieces are made as needed on a client side (NC V cut: S12) is incised the laminated board. Next, the laminated board is cut along the shape of a printed wiring board as a product (NC router: step S13). In this manner, the laminated board becomes at least one of pieces as the print wiring board.

The steps S11-S13 described above is performed such that an NC machine tool (V cut device: e.g., router (cutting device)) operates according to CAM data given by the manufacture control device 11.

[Flying prover and final inspection]

When the at least one of pieces is made from the laminated board, a flying prover which is one of wiring tests is performed to each piece (step S14). More specifically, a test device (not shown) executes a continuity test according to CAT data given by the manufacture control device 11.

When the piece clears the continuity test, a final test is performed (step S15). When the piece clears the final test, the piece of the multi-layer printed wiring board is completed.

Thereafter, the completed multi-layer printed wiring board is shipped as a product.

The present inventor calls the processes in the internal layer circuit forming process (step S1), the outer layer circuit forming process (step S7), the solder resist forming process (step S10), and the marking process (step S11) a data direct

image (DDI). Because, a conductive pattern, a solder resist pattern, or a marking pattern is directly drawn on a board or a photosensitive film by a laser beam on the basis of the CAM data.

[Function of Embodiment]

According to the processes in manufacturing a multi-layer printed wiring board (manufacturing method) according to this embodiment, in the solder resist forming process (step S10), a disposable light shielding mask is formed by a so-called "indirect laser exposure method" to be used in an exposure process.

In this manner, when the solder resist forming process is performed, the following processes need not be performed. That is, the corresponding art work film is looked for from a keeping area and arranged at a predetermined position, and the art work film is kept again upon completion of the process.

Therefore, the manufacturing cost and the keeping cost of an art work film can be cut. Since the manufacturing cost of the light shielding mask is smaller than the manufacturing cost and the keeping cost of the art work film, the present invention can contribute to a reduction in manufacturing cost of a multi-layer printed wiring board. In particular, under the state of a flexible manufacturing system (under the state in which approximately five printed wiring boards of a certain drawing number are formed), the present invention is effective.

Since the photosensitive film 23 is designed to be exposed by a light intensity (5 millijoule) which is lower than a light

intensity (500 millijoule) which is required to expose a solder resist material. Time required to form a light shielding mask is not considerably longer than time for preparing a conventional art work film.

For this reason, time required for the solder resist forming process of this embodiment is not considerably longer than time required for the solder resist forming process using a conventional art work film. Therefore, the manufacturing efficiency of a multi-layer printed wiring board is not considerably degraded in comparison with the conventional manufacturing efficiency.

In addition, since the "indirect laser exposure method" is also used in the marking process (step S11), an advantage obtained by excluding use of an art work film can be achieved.

According to this embodiment, in the internal layer circuit forming process (step S1) and the outer layer circuit forming process (step S7), an etching resist is formed by laser beam irradiation performed by the laser irradiation device 13.

In the solder resist forming process (step S10), a light shielding mask is formed by using a photosensitive film used in the internal layer circuit forming process (step S1) and the outer layer circuit forming process (step S7).

Therefore, since an art work film is not used in the steps S1, S7, S10, and S11 described above, the process of preparing an art work film and arranging the art work film at a predetermined position need not be performed in the processes in manufacturing a multi-layer printed wiring board, and costs

related to manufacturing and keeping the art work film can be cut.

In the internal layer circuit forming process (step S1), the outer layer circuit forming process (step S7), the solder resist forming process (step S10), and the marking process (step S11) described above, processes are executed by using the laser irradiation device 13 in common. For this reason, the number of devices related to manufacturing of a multi-layer printed wiring board can be reduced.

[Modification]

In this embodiment, as the photosensitive film 23, a photosensitive film in which a portion on which a laser beam is irradiated is hardened and which is transformed to have such a nature that ultraviolet rays are absorbed and shielded is used.

In place of the photosensitive film, a photosensitive film which has such a nature that an exposure wavelength of a solder resist material or a marking material is absorbed in advance and which is hardened in an exposure state may also be used.

In this case, when the developing process is performed after a laser beam is irradiated on the photosensitive film, a portion which is not exposed is removed, and the remaining portion prevents an solder resist material or a marking material from being exposed to light from an exposure light source in an exposure process because of the nature which is kept by the photosensitive film in advance.

In this embodiment, the laser irradiation device 13 is designed to irradiate a visible laser beam. However, an

ultraviolet laser having a wavelength range which does not overlap the wavelength range of the ultraviolet rays used in the exposure process of the solder resist forming process may be used.

As a photosensitive film, a photosensitive film which shields ultraviolet rays in case of hardening may also be used.

In this case, a photosensitive film used in the internal layer circuit forming process and the outer layer circuit forming process and a photosensitive film used in the solder resist forming process can be shared, and the manufacturing cost can be reduced.

This embodiment explains a case in which one laser irradiation device 13 is prepared and used in the internal layer circuit forming process, the outer layer circuit forming process, the solder resist forming process, and the marking process. The same laser irradiation device 13 may be prepared in the internal layer circuit forming process, the outer layer circuit forming process, the solder resist forming process, and the marking process.

In this embodiment, although a so-called "indirect laser exposure method" is used in the marking step, a "direct laser exposure method" (to be described below) may be used.

More specifically, a photo-hardening making ink (white ink) is coated and dried at predetermined positions of both the surfaces of a laminated board. Thereafter, the laser irradiation device 13 irradiates a laser beam on a portion where the marking ink must be left according to CAM data related to

marking given by the manufacture control device 11. In this manner, the marking ink on the portion on which the laser beam is irradiated is hardened.

Thereafter, by known developing and cleaning processes, the marking ink on the portion on which the laser beam is not irradiated is removed. In this manner, a state in which marking is performed at an appropriate position of a laminated board (mark or character is printed) is set (see FIG. 14).

A photo-softening marking ink may be used in the marking step, and the laser irradiation device 13 may irradiate a laser beam on only a portion from which the marking ink must be removed.

According to the present invention, the laser beam may have such a wavelength range that a photosensitive film is exposed but a solder resist material is not exposed.

WHAT IS CLAIMED IS:

1. A method of manufacturing a multi-layer printed wiring board comprising an internal layer circuit forming step, a outer layer circuit forming step, and a solder resist forming step, wherein the internal layer circuit forming step and the outer layer circuit forming step comprise steps of:

coating the surface of a board coated with a patterning material with a photosensitive film;

exposing the photosensitive film according to a predetermined conductive pattern;

forming an etching resist by removing a portion of the photosensitive film which is not exposed from the board;

removing the patterning material from the board according to the etching resist; and

removing the etching resist from the board, and

the solder resist forming step comprises steps of:

coating the surface of the board subjected to the outer layer circuit forming step with a photosensitive solder resist material;

coating the solder resist material with a photosensitive film;

forming a light shielding mask by irradiating a laser beam on the photosensitive film according to a formed pattern of the solder resist;

exposing the solder resist material by using the light shielding mask;

removing the light shielding mask; and

removing the solder resist material which is not exposed due to the light shielding mask.

2. A method of manufacturing a multi-layer printed wiring board according to claim 1, wherein the laser beam has an output or a wavelength range such that the photosensitive film is exposed but the solder resist material is not exposed.

3. A method of manufacturing a multi-layer printed wiring board according to claim 1, wherein the photosensitive film forms the light shielding mask such that a portion on which the laser beam is irradiated is transformed to have such a nature that ultraviolet rays are shielded, and

the ultraviolet rays are irradiated on the solder resist material through the light shielding mask in the exposure step.

4. A method of manufacturing a multi-layer printed wiring board according to claim 2, wherein the photosensitive film forms the light shielding mask such that a portion on which the laser beam is irradiated is transformed to have such a nature that ultraviolet rays are shielded, and

the ultraviolet rays are irradiated on the solder resist material through the light shielding mask in the exposure step.

5. A method of manufacturing a multi-layer printed wiring board according to claim 1, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photosensitive marking material;

coating the marking material with a photosensitive film;



forming a light shielding mask by irradiating a laser beam on the marking material according to marked information;

exposing the marking material by using the light shielding mask;

removing the light shielding mask; and

removing the marking material which is not exposed due to the light shielding mask.

6. A method of manufacturing a multi-layer printed wiring board according to claim 2, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photosensitive marking material;

coating the marking material with a photosensitive film;

forming a light shielding mask by irradiating a laser beam on the marking material according to marked information;

exposing the marking material by using the light shielding mask;

removing the light shielding mask; and

removing the marking material which is not exposed due to the light shielding mask.

7. A method of manufacturing a multi-layer printed wiring board according to claim 3, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photosensitive marking material;

coating the marking material with a photosensitive film;  
forming a light shielding mask by irradiating a laser beam  
on the marking material according to marked information;  
exposing the marking material by using the light shielding  
mask;  
removing the light shielding mask; and  
removing the marking material which is not exposed due to  
the light shielding mask.

8. A method of manufacturing a multi-layer printed wiring  
board according to claim 1, further comprising a marking step  
comprising steps of:

coating a position to be subjected to marking on a board  
surface subjected to the solder resist forming step with a  
photo-hardening marking material;

irradiating a laser beam on the marking material according  
to marked information; and

removing the marking ink except for the marking ink on a  
portion where the marking ink is hardened by irradiation of the  
laser beam.

9. A method of manufacturing a multi-layer printed wiring  
board according to claim 2, further comprising a marking step  
comprising steps of:

coating a position to be subjected to marking on a board  
surface subjected to the solder resist forming step with a  
photo-hardening marking material;

irradiating a laser beam on the marking material according  
to marked information; and

removing the marking ink except for the marking ink on a portion where the marking ink is hardened by irradiation of the laser beam.

10. A method of manufacturing a multi-layer printed wiring board according to claim 3, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photo-hardening marking material;

irradiating a laser beam on the marking material according to marked information; and  
removing the marking ink except for the marking ink on a portion where the marking ink is hardened by irradiation of the laser beam.

11. A method of manufacturing a multi-layer printed wiring board according to claim 1, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photo-softening marking material;

irradiating a laser beam on the marking material according to marked information; and

removing the marking ink except for the marking ink on a portion where the marking ink is softened by irradiation of the laser beam.

12. A method of manufacturing a multi-layer printed wiring board according to claim 2, further comprising a marking

step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photo-softening marking material;

irradiating a laser beam on the marking material according to marked information; and

removing the marking ink except for the marking ink on a portion where the marking ink is softened by irradiation of the laser beam.

13. A method of manufacturing a multi-layer printed wiring board according to claim 3, further comprising a marking step comprising steps of:

coating a position to be subjected to marking on a board surface subjected to the solder resist forming step with a photo-softening marking material;

irradiating a laser beam on the marking material according to marked information; and

removing the marking ink except for the marking ink on a portion where the marking ink is softened by irradiation of the laser beam.

14. A method of manufacturing a multi-layer printed wiring board according to claim 1, wherein the method is applied to a multi-layer printed wiring board which is manufactured by a flexible manufacturing system.

15. A method of manufacturing a multi-layer printed wiring board according to claim 2, wherein the method is applied to a multi-layer printed wiring board which is manufactured by

a flexible manufacturing system.

16. A method of manufacturing a multi-layer printed wiring board according to claim 3, wherein the method is applied to a multi-layer printed wiring board which is manufactured by a flexible manufacturing system.

17. A method of manufacturing a multi-layer printed wiring board according to claim 1, wherein, in the internal layer circuit forming step and the outer layer circuit forming step, an etching resist is formed by using the same laser irradiation device as the laser irradiation device used to form a light shielding mask in the solder resist forming step.

18. A method of manufacturing a multi-layer printed wiring board according to claim 8, wherein photosensitive films of the same type are used in the internal layer circuit forming step, the outer layer circuit forming step, and the solder resist forming step.

19. A method of manufacturing a multi-layer printed wiring board according to claim 4, wherein, in the marking step, a light shielding mask for the marking step is formed by using the same laser irradiation device as the laser irradiation device used to form a light shielding mask in the solder resist forming step.

# ABSTRACT OF THE DISCLOSURE

This invention is a method of manufacturing a multi-layer printed wiring board including an internal layer circuit forming step, a outer layer circuit forming step, and a solder resist forming step. In the solder resist forming step, the surface of a board subjected to the outer layer circuit forming step is coated with a photosensitive solder resist material, the solder resist material is coated with a photosensitive film; a light shielding mask is formed by irradiating a laser beam on the photosensitive film according to a formed pattern of the solder resist, the solder resist material is exposed by using the light shielding mask, the light shielding mask is removed, and the solder resist material which is not exposed is removed.

FIG. 1





FIG. 2








[illegible][illegible][illegible]

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10





FIG. 11



# FIG. 12




FIG. 13





FIG. 14



# Declaration and Power of Attorney for U.S. Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD OF MANUFACTURING MULTI-LAYER

PRINTED WIRING BOARD

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日 に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
（該当する場合） \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されたとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づき国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

### Prior Foreign Application(s)

外国での先行出願  
2000-51406

(Number)  
(番号)

Japan

(Country)  
(国名)

(Number)  
(番号)

(Country)  
(国名)

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じていることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed  
優先権主張なし

28/02/2000

(Day/Month/Year Filed)  
(出願年月日)

(Day/Month/Year Filed)  
(出願年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

# Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)  
See list of attorneys and/or agents on page 5.

書類送付先

Send Correspondence to:

ARMSTRONG, WESTERMAN, HATTORI,  
McLELAND & NAUGHTON  
1725 K Street, N.W., Suite 1000  
Washington, D.C. 20006

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Telephone: (202) 659-2930 Fax: (202) 887-0357

唯一または第一発明者名	Full name of sole or first inventor	Akitaka NAKAYAMA
発明者の署名	Inventor's signature	<i>Akitaka Nakayama</i>
日付	Date	November 6, 2000
住所	Residence	Kawasaki, Japan
国籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan
第二共同発明者	Full name of second joint inventor, if any	Akio IKEDA
第二共同発明者	Second inventor's signature	<i>Akio Ikeda</i>
日付	Date	November 6, 2000
住所	Residence	Kawasaki, Japan
国籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)



第三共同発明者		Full name of third joint inventor, if any Kiyoshi HYODO	
第三発明者の署名	日付	Third inventor's signature <i>Kiyoshi Hyodo</i>	Date November 6, 2000
住所		Residence Kawasaki-shi, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address C/O FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan	
第四共同発明者		Full name of fourth joint inventor, if any Kazuo UCHIDA	
第四発明者の署名	日付	Fourth inventor's signature <i>Kazuo Uchida</i>	Date November 6, 2000
住所		Residence Kawasaki, Japan	
国籍		Citizenship Japanese	
私書箱		Post Office Address C/O FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan	
第五共同発明者		Full name of fifth joint inventor, if any	
第五発明者の署名	日付	Fifth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第六共同発明者		Full name of sixth joint inventor, if any	
第六発明者の署名	日付	Sixth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	

**List of attorneys and/or agents**

James E. Armstrong, III, Reg. No. 18,366; William F. Westerman, Reg. No. 29,988; Ken-Ichi Hattori, Reg. No. 32,861; Le-Nhung McLeland, Reg. No. 31,541; Ronald F. Naughton, Reg. No. 24,616; John R. Pegan, Reg. No. 18,069; William G. Kratz, Jr., Reg. No. 22,631; James P. Welch, Reg. No. 17,379; Albert Tockman, Reg. No. 19,722; Mel R. Quintos, Reg. No. 31,898; Donald W. Hanson, Reg. No. 27,133; Stephen G. Adrian, Reg. No. 32,878; William L. Brooks, Reg. No. 34,129; John F. Carney, Reg. No. 20,276; Edward F. Welsh, Reg. No. 22,455; Patrick D. Muir, Reg. No. 37,403; Gay A. Spahn, Reg. No. 34,978; John P. Kong, Reg. No. 40,054; and Luke A. Kilyk, Reg. No. 33,251.